JPH0478840U - - Google Patents

Info

Publication number
JPH0478840U
JPH0478840U JP12285790U JP12285790U JPH0478840U JP H0478840 U JPH0478840 U JP H0478840U JP 12285790 U JP12285790 U JP 12285790U JP 12285790 U JP12285790 U JP 12285790U JP H0478840 U JPH0478840 U JP H0478840U
Authority
JP
Japan
Prior art keywords
clock signal
clock
loop
signal generator
pll
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12285790U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP12285790U priority Critical patent/JPH0478840U/ja
Publication of JPH0478840U publication Critical patent/JPH0478840U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP12285790U 1990-11-21 1990-11-21 Pending JPH0478840U (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12285790U JPH0478840U (en]) 1990-11-21 1990-11-21

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12285790U JPH0478840U (en]) 1990-11-21 1990-11-21

Publications (1)

Publication Number Publication Date
JPH0478840U true JPH0478840U (en]) 1992-07-09

Family

ID=31870600

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12285790U Pending JPH0478840U (en]) 1990-11-21 1990-11-21

Country Status (1)

Country Link
JP (1) JPH0478840U (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004040835A1 (ja) * 2002-11-01 2004-05-13 Fujitsu Limited データ処理回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004040835A1 (ja) * 2002-11-01 2004-05-13 Fujitsu Limited データ処理回路

Similar Documents

Publication Publication Date Title
JPH0478840U (en])
JPS6093344U (ja) 送受信機
JPH01149146U (en])
JPS58125425U (ja) 掃引受信装置
JPS59100336U (ja) デイジタル装置用クロツクパルス発生回路
JPS5813749U (ja) Ａｍ受信機
JPS5843044U (ja) 周波数シンセサイザ−
JPS5830359U (ja) 受信機
JPS59129228U (ja) Ｐｌｌ回路
JPS5917654U (ja) ス−パヘテロダイン受信機
Tyazhev Modem design for F 1, F 3, F 6, and F 9 signals using a digital PLL AFC system.
JPH0469929U (en])
JPS6064640U (ja) 位相同期回路
JPS633644U (en])
JPS61151440U (en])
JPS5849285U (ja) タイマ−・クロツク回路
JPS58176414U (ja) Ｆｍ復調回路
JPS58182167U (ja) 位相同期回路の異常検出回路
JPS60123791U (ja) ビ−トプル−フ切換回路
JPH0243031U (en])
JPS6047357U (ja) クロック作成回路
JPS61143331U (en])
JPH03130672U (en])
JPS62125034U (en])
JPS61171328U (en])